We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
A 3-V 14-bit 75-MS/s CMOS pipeline analog-to-digital converter with 93.72-dB spurious-free dynamic range.
- Authors
Ting Li; Chao You
- Abstract
This paper proposes a 14-bit 75-MS/s CMOS pipelined analog-to-digital converter (ADC). It also presents a novel configuration of the front-end stage with sample-and-hold function for a sample-and-hold amplifier (SHA)-less architecture. In order to improve accuracy, this research uses a combination of techniques, such as communicated feedback capacitor switching (CFCS), amplifiers with gain boosting, low noise dynamic comparators, and domain-extended digital error corrections. The ADC is fabricated in AMIS 0.5 µm CMOS. The ADC, with an active area of 4.5 mm2, consumes 264 mW, when a 32 MHz input is at 75-MS/s sample rate.
- Publication
International Journal of Electrical, Electronics & Computer Systems, 2014, Vol 19, Issue 1, p6
- ISSN
2221-7258
- Publication type
Academic Journal